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Abstract
With the fast development of supercomputers, en-
ergy consumption by large scale computer systems
has become a major concern. How to reduce en-
ergy consumption is now a critical issue in design-
ing high-performance computing systems. Moreover,
reducing energy consumption for high-performance
computing can bring various benefits such as, reduce
monetary operating costs, increase system reliability,
and reduction of environmental impacts. Therefore,
in this paper we address the problem of scheduling
precedence-constrained parallel applications on het-
erogeneous scalable computing systems with the ob-
jectives of minimizing finish time and reduce energy
consumption. We provide a scheduling algorithm
based on the best-effort idea that adopts dynamic
voltage scaling (DVS) to reduce energy consump-
tion. That is, the algorithm firstly looks for near-
optimal solutions employing a list-based schedul-
ing algorithm to find the minimum finish time (best-
effort). Then, a fast random local search algorithm
that exploits voltage scaling is used to reduce the
energy consumption of the generated schedule with-
out any performance degradation. Simulation results
on structured graphs representing real-world appli-
cations emphasize the interest of the proposed ap-
proach.
Keywords: Scalable computing systems; Het-
erogeneous computing; Distributed Systems; Green
Computing; Energy Optimization; Task Scheduling;
1 Introduction
Task scheduling problem for workflow applica-
tions has been one of the fundamental issues in par-
allel and distributed computing. Task scheduling
on homogeneous and heterogeneous computing sys-
tems has been studied extensively in recent years ad-
dressed to different efforts. Traditionally, to min-
imize the application completion time and to treat
time complexity. Nowadays, it exist an important
interest to reduce energy consumption in computing
systems due to performance, environment and mone-
tary issues.
In environmental terms, since the idea to build en-
vironmentally sustainable computing or Green Com-
puting [5] [3], the idea to minimize energy consump-
tion or maximize energy efficiency designing algo-
rithms and systems for efficiency-related computer
technologies, scheduling strategies is an active field
of research. One of the main concern is to provide
high performance with low energy consumption, in
other words to provide energy efficiency1.
Several works are based in the use of Dynamic
Voltage Scaling Algorithms (DVS). DVS exploits
hardware characteristics of processors to reduce en-
ergy dissipation by lowering the supply voltage and
the operating frequency. The DVS algorithms are
shown to make dramatic energy savings while pro-
viding the necessary peak computation power in gen-
eral purpose systems. On the other hand, DVS tries to
address the tradeoff between performance and energy
efficiency by taking into account two important char-
acteristics: the peak computing rate needed is much
higher than the average throughput that must be sus-
tained and the processors are based on CMOS Logic.
In this paper we adopt this technique. DVS enables
processors to dynamically adjust voltage supply lev-
1Energy efficiency can be measured in terms of perfor-
mance per watt, depending on the definition; reasonable
measures of performance are FLOPS, MIPS, or the score
for any performance benchmark (i.e. FLOPS per watt,
MIPS per watt)
1
els aiming to reduce power consumption at the ex-
pense of performance degradation.
Using DVS algorithms, the most part of the stud-
ies on scheduling are addressed on homogeneous
systems. Works as [1], [2], and [7] propose strate-
gies to efficient energy consumption of HPC Clus-
ters or VLSI systems considering deadlines of appli-
cations. In all cases the interval of energy savings
that can be achieved is between 20% and 40% for
different types of utilization, taking in account not
only interactive workloads but also scientific work-
load caused by parallel scientific applications. How-
ever, few works treat the problem of heterogeneous
systems and moreover of large scale systems such
as Grid computing platforms. Works as [7] pro-
poses algorithms implementable on both homoge-
neous and heterogeneous systems using task schedul-
ing and exploiting DVS capabilities of processing el-
ements to reduce energy consumption. The authors
consider scientific applications represented by a Di-
rected Acyclic Graph (DAG). The target architec-
ture is a distributed computing system which con-
sists of DVS enabled processors with varying pro-
cessing capabilities and network links with varying
bandwidths.
In this paper, the goal is to minimize the energy
consumption of a scalable computing architecture
when executing applications while a given perfor-
mance is preserved. Since the resource manager is
the component of a system responsible for deciding
which tasks of a parallel application run on the pro-
cessors simultaneously, scheduling is crucial for per-
formance and energy efficiency. The main contribu-
tions of the paper are two-fold: problem modeling
as a constrained multi-objective optimization. De-
sign a scheduling algorithm based on the best-effort
idea that optimize both makespan and energy objec-
tives. That is, the algorithm firstly looks for near-
optimal solutions employing a list-based schedul-
ing algorithm to find the minimum makespan (best-
effort). Then, we fix the makespan objective as con-
straint and a random local search algorithm that pro-
motes voltage scaling is used to reduce the energy
consumption of the generated schedule without in-
curring into the increase of the fixed criterion (i.e.,
the makespan).
The rest of the paper is organized as follows: Sec-
tion 2 describes the models used in this paper. Sec-
tion 3 presents the best-effort list scheduling and
random local search and voltage scaling algorithms.
Some simulation experiment results are discussed in
Section 4. In Section 5, concludes remarks and dis-
cusses the future work.
2 Models
In this section, we describe the system, applica-
tion, energy and scheduling models used in this work.
Most of them are based on the models from [7].
2.1 System model
The target system used in this work is a scalable
computing system that consists of a set M of m het-
erogeneous processors/machines that are fully inter-
connected. The processors have different processing
speed or provide different processing performance in
term of MIPS (Million Instruction Per Second). Each
processor mj ∈ M is DVS-enabled; that is, it can be
operated on a set of supply voltages V . Hence differ-
ent speed performance.
In this work, we assume that for each processor
mj ∈ M , a set Vk of v voltages is random and uni-
formly distributed among six different sets of supply
voltages (see Table 2.1).
We assume that when a processor is idle a low-
est voltage is supplied. For sake of simplicity and
without any loss of generality, we assume that all the
processing elements are fully connected through net-
work resource. That is, every processor has a direct
link to any other processor. The studied network is
considered to be nonblocking; that is, the communi-
cation of two processors does not block the connec-
tion of any other two processors in the network [8].
The inter-processor communications are assumed to
perform with the same speed on all links without con-
tentions. It is also assumed that a message can be
transmitted from one processor to another while a
task is executed on the recipient processor which is
possible in many systems. Finally, communications
between tasks executed onto the same processor are
neglected. This computational model corresponds to
the classical delay model [9].
2.2 Application model
Often, parallel programs are represented by a di-
rected acyclic graph (DAG). A DAG, G = (T,E), con-
sists of a set T of n nodes corresponding to the tasks
ti of the parallel program and a set E of e edges. A
DAG is also called a task graph or macro-dataflow
graph. In general, the nodes represent tasks parti-
tioned from an application; each edge (ti, tj) ∈ E
represents precedence constraints such that task tj
cannot start until ti finishes its execution. The edge
(ti, tj) ∈ E between tasks ti and tj also represents
inter-task communication. It means that, the output
Table 1. Voltage-Relative Speed Pairs [7, 10]
Pair 1 Pair 2 Pair 3 Pair 4 Pair 5 Pair 6
VoltageRelativeVoltageRelativeVoltageRelativeVoltageRelativeVoltageRelativeVoltageRelative
Level Vk Speed Vk Speed Vk Speed Vk Speed Vk Speed Vk Speed
(%) (%) (%) (%) (%) (%)
0 1.50 100 2.20 100 1.50 100 1.75 100 1.20 100 1.35 100
1 1.20 80 1.90 85 1.40 90 1.40 80 1.15 90 1.25 85.7
2 0.90 50 1.60 65 1.30 80 1.20 60 1.10 80 1.20 71.5
3 1.30 50 1.20 70 0.90 40 1.05 70 1.10 57.1
4 1.00 35 1.10 60 1.00 60 0.9 32.2
5 1.00 50 0.90 50
6 0.90 40
of task ti has to be transmitted to task tj in order for
task tj start its execution. A task with no predeces-
sors is called an entry task, tentry , whereas an exit
task, texit, is one that does not have any successors.
Among the predecessors of a task ti, the predeces-
sor which completes the communication at the latest
time is called the most influential parent (MIP) of the
task denoted as MIP (ti). The longest path of a graph
is called the critical path (CP).
To every task ti, there is an associated value pij
representing the computation cost of the task ti on a
processor mj at a maximum speed and voltage (i.e.,
it corresponds to the Level 0 in Table 2.1), and its av-
erage computation cost is denoted as pi. The relative
execution time p′ij at Level x greater than Level 0 is
given by the ratio (Eq.)
p′ij =
pij
RelativeSpeed
(1)
The weight on any edge stands for the communi-
cation requirement among the connected tasks. Thus,
to every edge (ti, tj) ∈ E there is an associated value
cij representing the time needed to transfer data from
ti to tj . However, a communication cost is only re-
quired when two tasks are assigned to different pro-
cessors, as stated early. In other words, the communi-
cation cost when tasks are assigned to the same pro-
cessor can be neglected.
The Earliest Start Time (EST) of, and the Earliest
Finish Time (EFT) of, a task ti on a processor mj are
defined as (Eq. 2 and 3, respectively):
EST (ti,mj) =
8><>:
0 if ti = tentry
EFT (MIP (ti),mk) + cMIP (ti),i
otherwise
(2)
EFT (ti,mj) = EST (ti,mj) + p
′
ij , (3)
where mk is the processor on which MIP (ti) is
scheduled.
Note that the Actual Start Time and Actual Fin-
ish Time of a task ti on a processor mj , denoted as
AST (ti,mj) and AFT (ti,mj) can be different from
its earliest start and finish times, EST (ti,mj) and
EFT (ti,mj), if the actual finish time of another
task scheduled on the same processor is later than
EST (ti,mj) [7].
In the case of adopting task insertion the task
can be scheduled in the idle time slot between two
consecutive tasks already assigned to the processor
as long as no violation of precedence constraints is
made. This insertion scheme would contribute in
particular to increasing processor utilization for a
communication intensive task graph with fine-grain
tasks [6].
A simple task graph is shown in Figure 1 with
its details in Tables 2 and 3. The values presented
in Table 3 are computed using two frequently used
task prioritization methods, t-level (top level) and b-
level (bottom level). Note that, both computation
and communication costs are averaged over all nodes
and links. The t-level of a task tj is defined as the
summation of the computation and communication
costs along the longest path of the node from the
tentry task in the task graph to tj (excluding tj). The
t− level(tj) is computed recursively by traversing the
DAG downward starting from the entry task tentry .
In contrast, the b-level of a task ti is computed
by adding the computation and communication costs
along the longest path of the task from the exit task
texit in the task graph (including the task ti). The b-
level is used in this study. The b−level(ti) is computed
recursively by traversing the DAG upward starting
from the exit task texit.
The communication to computation ratio (CCR) is
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Figure 1. A simple precedence task
graph
Table 2. Computation cost with maxi-
mum voltage
task m0 m1 m2 pi
0 11 13 9 11
1 10 15 11 12
2 9 12 14 12
3 12 16 10 12
4 15 11 19 15
5 13 9 5 9
6 11 15 13 12
7 11 15 10 12
a measure that indicates wether a task graph is com-
munication intensive, computation intensive or mod-
erate. For a given task graph, it is computed by the
average communication cost divided by the average
computation cost on a target system.
2.3 Energy model
The energy model used in this paper is derived
from the power consumption model in complemen-
tary metal-oxide semiconductor (CMOS) logic cir-
cuits as defined in [7]. The power consumption of
a CMOS-based microprocessor is defined to be the
summation of capacitive, short-circuit and leakage
power (static power dissipation).
The capacitive power (Pc) (dynamic power dis-
sipation) is the most significant factor of the power
consumption. It is directly related to frequency and
supply voltage, and it is defined as:
Pc = ACefV
2f, (4)
Table 3. Task priorities
task b-level t-level
0 101.33 0.00
1 66.67 22.00
2 63.33 28.00
3 73.00 25.00
4 79.33 22.00
5 41.67 56.33
6 37.33 64.00
7 12.00 89.33
where A is the number of switches per clock cy-
cle, Cef is the total capacitance load, V is the supply
voltage, and f is the operating frequency [11, 12].
The relationship between circuit delay (Td) and the
supply voltage is approximated by (Eq. 5):
Td ∝
CefV
(V − Vth)α
, (5)
where CL is the load capacitance, Vth is the
threshold voltage, and α is the velocity saturation in-
dex which varies between one and two (α=2). Be-
cause the clock frequency is proportional to the in-
verse of the circuit delay, the reduction of the supply
voltage results in reduction of the clock frequency. It
would be not beneficial to reduce the CPU frequency
without also reducing the supply voltage, because in
this case the energy per operation would be constant.
Equation 4 clearly indicates that the supply volt-
age is the dominant factor; therefore, its reduction
would be most influential to lower power consump-
tion. The energy consumption of the execution of any
application (i.e., represented by a DAG) used in this
work is defined as
Ec =
nX
i=1
ACefV
2
i f.p
∗
i =
nX
i=1
KV 2i p
∗
i , (6)
where Vi is the supply voltage of the processor on
which task ni is executed, and p∗i is the computation
cost of task ni (the amount of time taken for ni’s ex-
ecution) on the scheduled processor.
2.4 Scheduling model
In this work the scheduling model is defined as
follows. The scheduling problem is the process of
allocating a set N of n tasks to a set M of m proces-
sors (without violating precedence constraints) aim-
ing to minimize makespan with energy consump-
tion as low as possible. The makespan is defined as
Cmax = max{AFT (nexit)} after the scheduling of n
tasks in a task graph G is completed. We do not con-
sider deadlines of tasks as in real-time systems. Fur-
thermore, tasks are not allowed to be preempted.
3 Best-effort and Random Lo-
cal Search for Energy Opti-
mization
As noted, the problem of scheduling precedence-
constrained task graphs with minimum makespan
and energy is a trade-off of schedule length and en-
ergy consumption. The reduction in energy con-
sumption is often made by lowering supply volt-
age and this result in increasing the tasks execution,
hence the schedule length. These two objectives are
conflicting [7]. Different solutions produce trade-offs
between the two objectives, which means there is no
single optimum solution. In this case, the energy-
aware task scheduling problem is modeled as a bi-
criteria optimization problem and our objective be-
comes finding Pareto optimal schedules (i.e., non-
dominated schedules), such that no schedule can be
better and use less energy. A common approach
to bicriteria problems is to fix one of the parame-
ters. This approach corresponds to the -constrained
method [13]. In this paper, we fix the schedule length
and then we optimize the energy consumption on the
scalable computing system. We consider the follow-
ing scenario and the corresponding objective: Reduce
energy consumption without performance degrada-
tion. That is, assume we know the makespan of a par-
allel application that minimizes the execution time
in the scalable computing system. Determine a new
schedule that tries to minimize the energy consump-
tion on the computing system assuming no allowable
increase in the makespan.
For the first step of the proposed approach, we
look for solutions with optimal or near-optimal
makespan. We consider a list scheduling heuristic
as a best-effort algorithm. List scheduling heuristic
is a two phase scheduling algorithm that maintain a
list of all tasks of a given graph according to their
priorities [14]. In the first phase of the algorithm a
ready task is selected from the list based on its pri-
ority. The task with highest priority is selected. This
process corresponds to the task prioritizing or task
selection phase. Then, a suitable processor that min-
imizes a predefined cost function is selected (i.e., the
processor selection phase). The best-effort algorithm
we use is the task list scheduling heuristic proposed
by Topcuoglu et al. in [6], Heterogeneous Earliest
Finish Time (HEFT). We used HEFT because it is
simple, well-known and was shown to be competi-
tive in [6]. An extension to parallel task scheduling
on cluster-based computing architectures was done
in [14]. The pseudo-code of HEFT is presented in
Algorithm 1.
Let us remark that HEFT uses the maximum volt-
age to obtain the makespan. Once HEFT computes
the schedule for the application, we apply a ran-
dom local search to reduce the energy consumption.
The aim is not only to improve the quality of the
makespan, but also to reduce energy.
Local search was one of the early techniques for
combinatorial optimization [15]. The principle is to
refine a given initial solution point in the solution
space by searching through a neighborhood of the
solution point. We use a simple random search in
which the local search direction is randomly selected.
If the initial solution point is improved, it moves to
the refined solution point. Otherwise, another search
direction is randomly selected. A simple neighbor-
hood point of a schedule in the solution space is an-
other schedule which is obtained by transferring a
task from a processor to another processor. In our
solution, we also define a neighborhood by changing
a voltage and speed level to another operating point
(i.e. level) of the processor. That is, the algorithm can
modify only one parameter (i.e., to move one task to
another location or to change voltage and speed to
another operating point) at a time, or both parame-
ters simultaneously. In both cases we define a new
neighborhood.
The constant MAXSTEPS in Algorithm 2 is de-
fined to limit the number of steps so that only
MAXSTEPS tasks are examined. At each iteration
of the random local search we compute a new sched-
Algorithm 1 Pseudo-code for HEFT.
1: Calculate the priority of each task according to
the b-level
2: Sort the tasks in a scheduling list by descending
order of tasks priorities
3: while there are unscheduled tasks in the list do
4: Remove the first task, ni, from the list for
scheduling
5: for each processor mj in the processor set do
6: Compute EFT(ti, mj) value using the
insertion-based scheduling policy
7: end for
8: Assign ti on the processor mj that minimizes
the EFT of task ti
9: end while
Algorithm 2 Pseudo-code for random local search
and voltage scale.
1: searchstep = 0
2: while searchstep < MAXSTEPS do
3: Pick a task ti randomly
4: Pick a processor mj randomly
5: Pick a voltage vk from the corresponding set
of voltage of mj randomly
6: Assign ti on the processor mj with the oper-
ating voltage vk that minimizes both Energy
and EFT of task ti or minimizes Energy with-
out increasing EFT
7: end while
ule. Step 6 indicates that a new solution is accepted
if the movements improve the Energy and makespan
or only the Energy consumption without any perfor-
mance degradation. In other case the movements are
not allowed and task ni and voltage vk are moved
back to their original processor and operating point.
4 Performance Evaluation and
Experiments
Simulation studies have been used to compare
the energy saving capability and the performance of
the proposed approach with the previously proposed
HEFT. Before to present simulation results, we il-
lustrate with an example the qualitative schedules in
terms of makespan and Energy that the proposed ap-
proach could generate.
4.1 Performance evaluation
Figure 2 shows the schedules generated by HEFT
and the proposed approach (HEFT + random local
search and voltage scaling). The schedules were
obtained taking into account three processors under
three different pairs (i.e. voltage set and relative
speed). Processor 1 (m0) operates under Pair 4, pro-
cessor 2 (m1) uses Pair 3 and processor 3 (m2) uti-
lizes under Pair 2 as described in Table 2.1. In the
left of Figure 2 the schedule generated by HEFT us-
ing maximum voltage (i.e., Level 0) is depicted. The
schedule length is equal than 89 units of time and
this schedule is obtained using 380 units of Energy.
In the right shows the schedule computed by the pro-
posed approach using as input the schedule generated
by HEFT. The quality of the solution is improved by
16% while saving 28% of Energy. The makespan is
equal to 74 units of time and 272 units of Energy are
used to generate such as schedule.
4.2 Simulation results
In this section, we present the comparative eval-
uation of the proposed approach and HEFT by sim-
ulations. For this purpose, we consider some struc-
tured applications as the workload for testing the
algorithms. The applications represent some real-
world applications. The four real-world applica-
tions are a subset of tasks of the Laser Interferom-
eter Gravitational Wave Observatory (LIGO) appli-
cation [16, 17], a molecular dynamics code (MD-
Code) application [6], the sparse matrix solver and
fpppp applications from the Standard Task Graph Set
(STG) [18]. Table 4 describes the main characteris-
tics for these applications. The computational costs
of the tasks in each application graph were generated
as described in [6]. We fixed the parameter β to 1.
Parameter β is basically the heterogeneity factor for
processor speeds. A high percentage value (i.e., a
percentage of 1) causes a significant difference in a
task’s computation cost among the processors. Addi-
tionally, for each graph we have varied the communi-
cation to computation cost ratio (CCR). It is the ra-
tio of the average communication cost to the average
computation costs. A very low CCR means that the
application is considered as a computation-intensive.
We have generated five CCRs (0.1, 0.5, 1, 2, 5) for
each graph. The execution of the applications is per-
formed on 8, 16 and 32 processors. We compare the
algorithms in terms of the schedule length and En-
ergy.
Table 4. Employed Benchmark and Their
Main Characteristics
Application # of Tasks # of Edges
fpppp 334 1196
Sparse matrix 96 128
LIGO 76 131
MDCode 41 70
Figure 3 depicts the results of the simulations with
respect to the five CCR values. We present only av-
erage results. The results indicate that the proposed
approach outperforms HEFT in terms of Energy. Our
algorithm utilizes less Energy than HEFT without de-
grading performance. The provided approach have
generated schedules with makespan smaller than 3%
on average than the schedules computed by HEFT.
As in previous studies, HEFT has been proven to
perform very competitively [6] and it has been fre-
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Figure 2. In left HEFT without DVSF (Makespan = 89, Energy = 380). In the right
HEFT + random local search and voltage scaling (Makespan = 74, Energy = 272)
quently extended as for example in [14]; It implies
that the average makespan of the proposed approach
with even three percent margin is convincing.
In terms of Energy, our algorithm can achieve
up to 16% energy saving on average in the experi-
ments. From Figure 3 we can observe that in most of
cases the energy saved increases as the CCR values
increase. In some cases our approach can produce
schedules with energy less than 30% than the sched-
ules computed by HEFT, which is the case for fpppp
and sparse applications and for a CCR equal to five
(i.e. in this case the application is communication-
intensive).
5 Conclusion and Future Work
We have presented a best-effort scheduling algo-
rithm with random local search and voltage scaling to
minimize energy consumption in scalable computing
systems. We investigated the problem of minimiz-
ing energy for precedence task graph execution. We
modeled the problem as a constrained optimization
problem. The main idea was to look for schedules
with minimum execution time (best-effort), hence the
makespan was fixed as a constraint for energy op-
timization. A random local search combined with
voltage scaling was developed for energy optimiza-
tion.
Although the results may be controversial, values
observed in several applications have this behavior.
Differences with other models suggest take into ac-
count infrastructure features and propose more ex-
perimental testbeds. Precisely, future work includes
to investigate the proposed approach on applications
with arbitrary structure and large number of tasks.
On the other hand, it exists the possibility to study
how implement the algorithm in real time monitors
and in structure management systems (using auto-
matic tools), to establish efficient mechanisms to
minimize energy consumption.
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Figure 3. Makespan and Energy for all the applications with respect to CCR values
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